logo
Company
 Scalarix
 SPECbrowser
Contact


SPECbrowser
CPU 2006
 
 rate
CPU 2000
 
 rate
CPU 1995
 
 rate




2000
2001
2002
2003
2004
2005
2006
2007
20
40
60
alpha
SPEC:7.00
CPU:Alpha 21264
System:AlphaServer ES40 Model 6/500
MHz:500
OS:Tru64 UNIX V4.0G
Compiler:Compaq C X6.2-259-449AT
DIGITAL C++ V6.1-029-408B6
L1 Cache:64KB(I)+64KB(D) on chip
L2 Cache:4MB off chip
L3 Cache:None
Other Cache:None
Memory:16GB
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Sep-2000
alpha
SPEC:10.00
CPU:Alpha 21264A
System:AlphaServer DS20E Model 6/667
MHz:667
OS:Tru64 UNIX V4.0G
Compiler:Compaq C X6.2-259-449AT
DIGITAL C++ V6.1-029-408B6
L1 Cache:64KB(I)+64KB(D) on chip
L2 Cache:8MB off chip
L3 Cache:None
Other Cache:None
Memory:2GB
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Oct-2000
alpha
SPEC:12.00
CPU:Alpha 21264B
System:AlphaServer ES40 Model 6/833
MHz:833
OS:Tru64 UNIX V5.1
Compiler:Compaq C T6.4-208-46B22
Compaq C++ V6.3-005-46B22
L1 Cache:64KB(I)+64KB(D) on chip
L2 Cache:8MB off chip
L3 Cache:None
Other Cache:None
Memory:16GB
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Feb-2001
alpha
SPEC:15.00
CPU:Alpha 21264C
System:AlphaServer ES45 Model 68/1000
MHz:1000
OS:Tru64 UNIX V5.1
Compiler:Compaq C V6.4-214-46B59
Program Analysis Tools V2.0
Spike V5.2 DTK (1.461 46B5P)
Compaq C++ V6.3-010-46B2F
L1 Cache:64KB(I)+64KB(D) on chip
L2 Cache:8MB off chip per CPU
L3 Cache:None
Other Cache:None
Memory:32GB
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Jun-2001
alpha
SPEC:21.00
CPU:Alpha 21264C
System:hp AlphaServer ES45 68/1250
MHz:1250
OS:Tru64 UNIX T5.1B
Compiler:Compaq C V6.5-011-48C5K
Spike V5.2 (506 48C5K)
Compaq C++ V6.5-028
L1 Cache:64KB(I)+64KB(D) on chip
L2 Cache:16MB off chip per CPU
L3 Cache:None
Other Cache:None
Memory:16GB
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Jul-2002
alpha
SPEC:23.00
CPU:Alpha 21364
System:AlphaServer GS1280 7/1300
MHz:1300
OS:Tru64 UNIX V5.1B-1 + PK4
Compiler:Compaq C V6.5-011-48C5K
Program Analysis Tools V2.0
Spike V5.2 (510 USG)
Compaq C++ V6.5-041
L1 Cache:64KB(I)+64KB(D) on chip
L2 Cache:1.75MB on chip per CPU
L3 Cache:None
Other Cache:None
Memory:2GB per CPU; 256MB RIMMs
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Jun-2004

cross.png alpha

athlon
SPEC:11.00
CPU:1.2GHz AMD Athlon MP AHD1200AMS3C
System:Tyan Thunder K7 Motherboard, 1.2GHz Athlon MP Processor
MHz:1200
OS:Windows 2000 SP1
Compiler:Intel C/C++ 5.0 build 001120
Microsoft Visual Studio 6.0 (libraries)
MicroQuill Smartheap Library 5.0
L1 Cache:64KBI + 64KBD on chip
L2 Cache:256KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:2x256MB PC2100 DDR SDRAM CL2 Registered
CPUs: 2 cores, 2 chips, 1 core/chip
Date: May-2001
athlon
SPEC:12.00
CPU:AMD Athlon (TM) MP 1500+
System:Tyan Thunder K7 Motherboard, AMD Athlon (TM) MP 1500+
MHz:1333
OS:Windows 2000 SP2
Compiler:Intel C/C++ 5.0.1 build 010525Z
Microsoft Visual Studio 6.0 SP5 (libraries)
MicroQuill Smartheap Library 5.0
L1 Cache:64KBI + 64KBD on chip
L2 Cache:256KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:2x256MB PC2100 DDR SDRAM CL2 Registered
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Sep-2001
athlon
SPEC:13.00
CPU:AMD Athlon (TM) MP 1800+
System:Tyan Thunder K7 Motherboard, AMD Athlon (TM) MP 1800+
MHz:1533
OS:Windows 2000 SP1
Compiler:Intel C/C++ 5.0.1 build 010525Z
Microsoft Visual Studio 6.0 SP5 (libraries)
MicroQuill Smartheap Library 5.0
L1 Cache:64KBI + 64KBD on chip
L2 Cache:256KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:2x256MB PC2100 DDR SDRAM CL2 Registered
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Oct-2001
athlon
SPEC:15.00
CPU:AMD Athlon(TM) AMSN2600DKT3C
System:MSI K7D Master Motherboard, AMD Athlon (TM) MP 2600+
MHz:2133
OS:Windows XP Professional SP1
Compiler:Intel C++ 5.0.1 build 020125Z
Microsoft Visual Studio 6.0 SP5 (libraries)
MicroQuill Smartheap Library 5.0
L1 Cache:64KBI + 64KBD on chip
L2 Cache:256KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:1x512MB PC2100 DDR SDRAM CL2
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Jan-2002
athlon
SPEC:41.00
CPU:AMD Athlon(TM) 64 FX-60 (939-pin)
System:Gamer's Edge DualX, AMD Athlon(TM) 64 FX-60
MHz:2600
OS:Microsoft Windows XP Home Edition SP2
Compiler:Intel C++ 9.0 build 20050912Z for IA32
Microsoft Visual Studio .NET 7.0.9466 (libraries)
MicroQuill Smartheap Library 7.0
L1 Cache:64KBI + 64KBD (on chip) per core
L2 Cache:1024KB (I+D) (on chip) per core
L3 Cache:N/A
Other Cache:N/A
Memory:2x512MB, Mushkin DDR400 CL2
CPUs: 2 cores, 1 chip, 2 cores/chip
Date: Feb-2006
athlon
SPEC:47.00
CPU:AMD Athlon (TM) 64 FX-62
System:Asus M2N32-SLI Deluxe, AMD Athlon (TM) 64 FX-62
MHz:2800
OS:Microsoft Windows XP SP2
Compiler:Intel C++ 9.1 build 20060519Z for IA32
Microsoft Visual Studio .NET 7.0.9466 (libraries)
MicroQuill Smartheap Library 8.0
L1 Cache:64KBI + 64KBD on chip, per core
L2 Cache:1MB (I+D) on chip, per core
L3 Cache:N/A
Other Cache:N/A
Memory:2x1 GB, Corsair CM2X1024-8500C5 DDR2-1066 (manually set to DDR2-800 5-5-5-15 in the bios)
CPUs: 2 cores, 1 chip, 2 cores/chip
Date: Jul-2006

cross2.png athlon

ia64
SPEC:7.00
CPU:Intel Itanium
System:Precision WorkStation 730 (800 MHz Itanium)
MHz:800
OS:Windows XP Professional 64-bit Beta 2 (2462)
Compiler:Intel C++ Compiler 5.0.1 (20010529)
Microsoft Platform SDK (2462)
L1 Cache:16KBI + 16KBD on chip
L2 Cache:96KB(I+D) on chip
L3 Cache:2MB(I+D) off chip
Other Cache:N/A
Memory:2GB (16 x 128MB PC100 SDRAM)
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Jun-2001
ia64
SPEC:18.00
CPU:Intel Itanium 2
System:hp server rx2600 (1000 MHz, Itanium 2)
MHz:1000
OS:HPUX11i-TCOE B.11.22
Compiler:HP C/ANSI C Compiler B.11.22
HP aC++ Compiler B.11.22

PHSS_27286: C product
PHSS_27284: C++ product
PHSS_27285: C++ library
PHSS_27287: U2comp
PHSS_27288: Linker
PHSS_27291: PBO
PHSS_27293: milli.a
Caliper v2.1 www.hp.com/go/caliper


L1 Cache:16KBI + 16KBD (on chip) per CPU
L2 Cache:256KB (on chip) per CPU
L3 Cache:3.0MB (on chip) per CPU
Other Cache:N/A
Memory:6GB
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Jul-2002
ia64
SPEC:30.00
CPU:Intel Itanium 2
System:HP Workstation zx6000 (1500 MHz, Itanium 2)
MHz:1500
OS:HPUX11i-TCOE B.11.23
Compiler:HP C/ANSI C Compiler B.11.23
HP aC++ Compiler B.11.23
L1 Cache:16KBI + 16KBD (on chip) per CPU
L2 Cache:256KB (on chip) per CPU
L3 Cache:6.0MB (on chip) per CPU
Other Cache:N/A
Memory:12GB (12 x 1GB DIMMs)
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Jun-2003
ia64
SPEC:32.00
CPU:Intel Itanium 2
System:HP Integrity Server rx4640 (1500 MHz, Itanium 2)
MHz:1500
OS:HPUX11i-TCOE B.11.23
Compiler:HP C/ANSI C Compiler C.05.55
HP aC++ Compiler C.05.55
L1 Cache:16KBI + 16KBD (on chip) per CPU
L2 Cache:256KB (on chip) per CPU
L3 Cache:6.0MB (on chip) per CPU
Other Cache:N/A
Memory:32GB (16 * 2GB DIMMs)
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Jan-2004
ia64
SPEC:33.00
CPU:Intel Itanium 2 (1.6 GHz/3MB, 533 MHz FSB)
System:HP Integrity rx1620-2 (1.6GHz/3MB Itanium 2)
MHz:1600
OS:HPUX11i-TCOE B.11.23.0409
Compiler:HP C/ANSI C Compiler C.06.00
HP aC++ Compiler C.06.00
L1 Cache:16KBI + 16KBD on chip, per core
L2 Cache:256KB (I+D) on chip, per core
L3 Cache:3.0MB (I+D) on chip, per core
Other Cache:N/A
Memory:16GB (8x2GB DIMMs)
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Oct-2004
ia64
SPEC:35.00
CPU:Intel Itanium 2 (1.6GHz/6MB, 400MHz FSB)
System:HP Integrity rx2620-2 (1.6GHz/6MB Itanium 2)
MHz:1600
OS:HPUX11i-TCOE B.11.23.0409
Compiler:HP C/ANSI C Compiler C.06.00
HP aC++ Compiler C.06.00
L1 Cache:16KBI + 16KBD on chip, per core
L2 Cache:256KB (I+D) on chip, per core
L3 Cache:6.0MB (I+D) on chip, per core
Other Cache:N/A
Memory:24GB (12x2GB DIMMs)
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Dec-2004

star.png ia64

mips
SPEC:7.00
CPU:R12000
System:SGI 2200 2X 400MHz R12k
MHz:400
OS:IRIX 6.5.8f
Compiler:MIPSpro 7.3.1.1m C, C++, Fortran90
L1 Cache:32KBI + 32KBD on chip
L2 Cache:8MB(I+D) off chip
L3 Cache:N/A
Other Cache:N/A
Memory:2048MB
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Apr-2000

square.png mips

opteron
SPEC:26.00
CPU:AMD Opteron 244, 1.8 GHz
System:A4800
MHz:1800
OS:Windows Server 2003 Enterprise Edition
Compiler:
Intel C/C++ 7.0 build 20021212Z
Microsoft Visual Studio .NET (libraries)7.0.9466
MicroQuill Smartheap Library 6.0
L1 Cache:64KBI + 64KBD on chip
L2 Cache:1024KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:8x512MB PC2700 DDR ECC Registered SDRAM CL2.5
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Apr-2003
opteron
SPEC:30.00
CPU:AMD Opteron 246
System:Rioworks HDAMA Motherboard, AMD Opteron 246
MHz:2000
OS:Microsoft Windows 2003 Server, Enterprise Edition
Compiler:Intel C/C++ 7.0 build 20021212Z
Microsoft Visual Studio .NET 7.0.9466 (libraries)
MicroQuill Smartheap Library 6.0
L1 Cache:64KBI + 64KBD on chip
L2 Cache:1024KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:8x512MB PC2700 DDR SDRAM CL2.5
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Jul-2003
opteron
SPEC:33.00
CPU:AMD Opteron (TM) 248
System:Rioworks HDAMA Motherboard, AMD Opteron (TM) 248
MHz:2200
OS:Microsoft Windows 2003 Server Enterprise Edition
Compiler:
Intel C/C++ 7.0 build 20021212Z
Microsoft Visual Studio .NET 7.0.9466 (for libraries)
MicroQuill Smartheap Library 6.0
L1 Cache:64KBI + 64KBD on chip
L2 Cache:1024KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:4x512MB PC3200 DDR SDRAM, ECC Registered
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Nov-2003
opteron
SPEC:37.00
CPU:AMD Opteron (TM) 250
System:Tyan Thunder K8W (S2885), AMD Opteron (TM) 250
MHz:2400
OS:Microsoft Windows Server 2003 Enterprise Edition
Compiler:Intel C++ 8.0 build 20031229Z
Microsoft Visual Studio .NET 7.0.9466 (libraries)
MicroQuill Smartheap Library 6.0
L1 Cache:64KBI + 64KBD on chip
L2 Cache:1024KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:4 x 512 MB PC3200 DDR SDRAM ECC Registered CL3.0
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Apr-2004
opteron
SPEC:40.00
CPU:AMD Opteron (TM) 252
System:ProLiant BL25p (AMD Opteron (TM) 252)
MHz:2600
OS:SuSE Linux Enterprise Server 9 for AMD64
Compiler:PathScale EKO Compiler Suite, Release 1.4
L1 Cache:64KBI + 64KBD on chip
L2 Cache:1024KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:8x2048MB PC3200 DDR 400
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Jan-2005
opteron
SPEC:44.00
CPU:AMD Opteron (TM) 254
System:TYAN Thunder K8QSD Pro (S4882-D), AMD Opteron (TM) 254
MHz:2800
OS:Microsoft Windows Server 2003
Compiler:Intel C++ 8.0 build 20040415Z for IA32
Microsoft Visual Studio .NET 7.0.9466 (libraries)
MicroQuill Smartheap Library 7.0
L1 Cache:64KBI + 64KBD on chip
L2 Cache:1024KB (I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:8x512 MB, DDR400 ECC Reg CL2.5
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Aug-2005
opteron
SPEC:45.00
CPU:AMD Opteron 254
System:CELSIUS V830, Opteron (TM) 254, Linux 64-bit
MHz:2800
OS:SLES 9 with SP3 (AMD64) - kernel 2.6.5-7.244-smp
Compiler:PathScale EKOPath(TM) Compiler Suite, Release 2.3
(for C and C++)
L1 Cache:64KBI + 64KBD (on chip)
L2 Cache:1024KB(I+D) (on chip)
L3 Cache:N/A
Other Cache:N/A
Memory:8 x 512 MB PC3200 CL3-3-3 DDR SDRAM
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Jan-2006
opteron
SPEC:47.00
CPU:AMD Opteron (TM) 256
System:TYAN Thunder K8SD Pro (S2882-D), AMD Opteron (TM) 256
MHz:3000
OS:SuSE Linux Enterprise Server 9 SP3 (64-bit)
Compiler:PathScale EKOPath(TM) Compiler
Suite, Release 2.3
L1 Cache:64KBI + 64KBD on chip
L2 Cache:1024KB (I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:4x512MB, DDR400 CL2 ECC Reg
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Mar-2006
opteron
SPEC:48.00
CPU:AMD Opteron (TM) 256 processor (3.0 GHz)
System:PRIMERGY BX630, AMD Opteron (TM) 256
MHz:3000
OS:Windows Server 2003 Enterprise Edition + SP1
Compiler:Intel C++ 9.1
Build 20060519Z (for 32-bit applications),
Microsoft Visual Studio .Net 2003
7.1.3088 (for libraries),
SmartHeap Library Version 8.0
from http://www.microquill.com
L1 Cache:64KBI + 64KBD on chip
L2 Cache:1024KB (I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:8x1GB DDR-RAM PC3200R (CAS 3-3-3)
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Jul-2006

square3.png opteron

parisc
SPEC:8.00
CPU:552 MHz PA-RISC 8600
System:HP 9000 Model N4000
MHz:552
OS:HP-UX B.11.00
Compiler:HP92453-01 A.11.01.02 HP C Compiler
HP aC++ B3910B X.03.14.05
L1 Cache:512KBI+1MBD
L2 Cache:None
L3 Cache:None
Other Cache:None
Memory:8GB
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Mar-2000
parisc
SPEC:9.00
CPU:552 MHz PA-8600
System:hp visualize j6000 UNIX workstation
MHz:552
OS:HP-UX B.11.0
Compiler:HP92453-01 A.11.01.21505.GP HP C Compiler
HP aC++ B3910B A.03.25
L1 Cache:512KBI+1MBD (on chip)
L2 Cache:none
L3 Cache:none
Other Cache:None
Memory: 4GB
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Nov-2000
parisc
SPEC:13.00
CPU:PA-8700
System:hp workstation j6700
MHz:750
OS:HP-UX 11.0
Compiler:HP ANSI C 11.11.02
HP aC++ C.03.30.1
L1 Cache:768KBI + 1536KBD (on chip)
L2 Cache:none
L3 Cache:none
Other Cache:none
Memory:1GB
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Mar-2001
parisc
SPEC:14.00
CPU:PA-8700+
System:hp workstation j6750
MHz:875
OS:HP-UX 11i TCOE B.11.11.0206.5
Compiler:HP ANSI C 11.11.04 (Dec 2001 bundle)
HP aC++ C.03.33.01 (Dec 2001 bundle)
PHSS_24207 libm patch
L1 Cache:0.75MB(I) + 1.5MB(D) on chip
L2 Cache:None
L3 Cache:None
Other Cache:None
Memory:4GB (8x512MB DIMMs total)
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Aug-2002
parisc
SPEC:18.00
CPU:PA-8800
System:HP 9000 rp3440-4 (1000MHz PA-8800)
MHz:1000
OS:HPUX11i-TCOE B.11.11.0312
Compiler:HP C/ANSI C B.11.11.08
HP aC++ Compiler A.03.52
L1 Cache:0.75MBI + 0.75MBD (on chip) per core
L2 Cache:32MB (off chip) shared by 2 cores
L3 Cache:N/A
Other Cache:N/A
Memory:6GB (12 * 512MB DIMMs)
CPUs: 2 cores, 1 chip, 2 cores/chip
Date: Jan-2004

square2.png parisc

pentium3
SPEC:9.00
CPU:Pentium III
System:Precision WorkStation 420 (1.0 GHz PIII)
MHz:1000
OS:Windows NT 4.0 (SP5)
Compiler:Intel C/C++ Compiler 5.0 for Windows NT
Microsoft Visual C++ 6.0 (for libraries)
MicroQuill SmartHeap Library 5.0
L1 Cache:16KB(I) + 16KB(D) on chip
L2 Cache:256KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:2 x 256MB PC800 RDRAM
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Nov-2000
pentium3
SPEC:11.00
CPU:Pentium III
System:PowerEdge 2550 (1.13GHz PIII)
MHz:1133
OS:Windows 2000 Server (SP2 Build 2195)
Compiler:Intel C/C++ Compiler 5.0 (001004)
Microsoft Visual C++ 6.0 (for libraries)
MicroQuill SmartHeap Library 5.0
L1 Cache:16KB(I) + 16KB(D) on chip
L2 Cache:512KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:1024MB SDRAM
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Aug-2001
pentium3
SPEC:13.00
CPU:Intel Pentium III
System:PowerEdge 1500SC (1.4 GHz PIII)
MHz:1400
OS:Windows 2000 Server (SP2 Build 2195)
Compiler:Intel C++ Compiler 5.0.1 (010727Z)
Microsoft Visual C++ 6.0 (SP5)
MicroQuill SmartHeap Library 5.0
L1 Cache:16KB(I) + 16KB(D) on chip
L2 Cache:512KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:1024MB SDRAM
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Dec-2001

square4.png pentium3

pentium4
SPEC:6.00
CPU:Pentium 4
System:Precision WorkStation 330 (1.50 GHz P4)
MHz:1500
OS:Windows NT 4.0 (SP5)
Compiler:Intel C/C++ Compiler 5.0 for Windows NT
Microsoft Visual C++ 6.0 (for libraries)
MicroQuill SmartHeap Library 5.0
L1 Cache:12K(I) uOps + 8KB(D) on chip
L2 Cache:256KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:2 x 256MB PC800 RDRAM
CPUs: 1 core, 1 chip, 1 core/chip
Date: Nov-2000
pentium4
SPEC:12.00
CPU:Intel Xeon
System:Precision WorkStation 530 (1.70 GHz Xeon)
MHz:1700
OS:Windows 2000 (SP1)
Compiler:Intel C++ Compiler 5.0 Build 001004
Microsoft Visual C++ 6.0 (for libraries)
MicroQuill SmartHeap Library 5.0
L1 Cache:12K(I) micro-ops + 8KB(D) on chip
L2 Cache:256KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:2 x 256MB PC800 ECC RDRAM
CPUs: 2 cores, 2 chips, 1 core/chip
Date: May-2001
pentium4
SPEC:13.00
CPU:Intel Xeon
System:Precision WorkStation 530 (2.0 GHz Xeon)
MHz:2000
OS:Windows 2000 Professional (SP2)
Compiler:Intel C++ Compiler 5.0.1 (010727Z)
Microsoft Visual C++ 6.0 (SP5)
MicroQuill SmartHeap Library 5.0
L1 Cache:12K(I) micro-ops + 8KB(D) on chip
L2 Cache:256KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:2 x 256MB PC800 ECC RDRAM
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Oct-2001
pentium4
SPEC:16.00
CPU:Intel Xeon
System:Precision WorkStation 530 (2.2 GHz Xeon)
MHz:2200
OS:Windows 2000 Professional (SP2)
Compiler:Intel C++ Compiler 5.0.1 (010727Z)
Microsoft Visual C++ 6.0 (SP5)
MicroQuill SmartHeap Library 5.0
L1 Cache:12K(I) micro-ops + 8KB(D) on chip
L2 Cache:512KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:2 x 256MB PC800 ECC RDRAM
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Jan-2002
pentium4
SPEC:22.00
CPU:Intel Xeon (533 MHz system bus)
System:Precision WorkStation 650 (3.06 GHz Xeon)
MHz:3066
OS:Windows XP Professional (SP1)
Compiler:Intel C++ Compiler 6.0 (020613Z)
Microsoft Visual Studio .NET (7.0.9466)
MicroQuill SmartHeap Library 6.01
L1 Cache:12K(I) micro-ops + 8KB(D) on chip
L2 Cache:512KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:4 x 512MB PC2100 CL2-2-2 DDR ECC SDRAM
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Mar-2002
pentium4
SPEC:27.00
CPU:Intel Pentium Xeon (533 MHz system bus)
System:PowerEdge 1750 (3.06 GHz Xeon)
MHz:3066
OS:Windows 2000 Server (SP2)
Compiler:Intel C++ Compiler 7.1 (20030402Z)
Microsoft Visual Studio .NET (7.0.9466)
MicroQuill SmartHeap Library 6.01
L1 Cache:12K(I) micro-ops + 8KB(D) on chip
L2 Cache:512KB(I+D) on chip
L3 Cache:1024KB(I+D) on chip
Other Cache:N/A
Memory:4 X 512MB DDR266
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Jun-2003
pentium4
SPEC:28.00
CPU:Intel Xeon (3.2GHz, 533MHz bus)
System:ProLiant BL20p G2(3.2GHz/1MB L3 cache, Intel Xeon)
MHz:3200
OS:Windows 2000 Server(Build 2195 SP3)
Compiler:Intel C++ Compiler 7.1 Build 20030813Z
Microsoft Visual Studio .NET 7.0.9466 (for libraries)
MicroQuill Smartheap Library 7.0
L1 Cache:12K micro-ops I + 8KBD on chip
L2 Cache:512KB(I+D) on chip
L3 Cache:1024KB(I+D) on chip
Other Cache:N/A
Memory:4x512MB PC2100
CPUs: 2 cores, 2 chips, 1 core/chip (Hyper-Threading disabled)
Date: Sep-2003
pentium4
SPEC:31.00
CPU:Intel Xeon MP (400 MHz system bus)
System:PowerEdge 6600 (3.0 GHz Xeon MP)
MHz:3000
OS:Windows 2000 Advanced Server (SP2)
Compiler:Intel C++ Compiler 7.1 (20030402Z)
Microsoft Visual Studio .NET (7.0.9466)
MicroQuill SmartHeap Library 6.01
L1 Cache:12K(I) micro-ops + 8KB(D) on chip
L2 Cache:512KB(I+D) on chip
L3 Cache:4096KB(I+D) on chip
Other Cache:N/A
Memory:4 x 1024MB DDR200
CPUs: 2 cores, 2 chips, 1 core/chip (Hyper-Threading Technology disabled)
Date: Dec-2003
pentium4
SPEC:33.00
CPU:Intel Xeon (533 MHz system bus)
System:Precision Workstation 650 (3.20 GHz Xeon, 2MB L3 Cache)
MHz:3200
OS:Windows XP Professional SP1
Compiler:Intel C/C++ Compiler 8.0 (20031229Z)
Microsoft Visual Studio .NET (7.0.9466)
L1 Cache:12K(I) micro-ops + 8KB(D) on chip
L2 Cache:512KB(I+D) on chip
L3 Cache:2048KB(I+D) on chip
Other Cache:N/A
Memory:4 x 512MB ECC CL2-2-2 PC2100 DDR SDRAM
CPUs: 2 cores, 2 chips, 1 core/chip (Hyper-Threading Technology disabled)
Date: Jan-2004
pentium4
SPEC:34.00
CPU:Intel Xeon (3.2GHz, 533MHz bus)
System:ProLiant DL360 G3 (3.2GHz/2MB L3 cache, Intel Xeon)
MHz:3200
OS:Windows Server 2003 Standard (Build 3790)
Compiler:Intel C++ Compiler 8.0 Build 20031211Z
Microsoft Visual Studio .NET 7.0.9466 (for libraries)
MicroQuill Smartheap Library 7.0
L1 Cache:12K micro-ops I + 8KBD on chip
L2 Cache:512KB(I+D) on chip
L3 Cache:2048KB(I+D) on chip
Other Cache:N/A
Memory:4x512MB PC2100
CPUs: 2 cores, 2 chips, 1 core/chip (HT Technology disabled)
Date: Apr-2004
pentium4
SPEC:38.00
CPU:Intel Xeon (3.6Ghz, 2MB L2, 800MHz system bus)
System:PowerEdge 1420SC (3.6Ghz Intel Xeon)
MHz:3600
OS:Windows 2003 Server, Standard Edition
Compiler:Intel C/C++ Compiler 8.1 (20041019Z)
Intel Fortran Compiler 8.1 (20041019Z)
Microsoft Visual Studio .NET 2003(7.1.3088)
MicroQuill SmartHeap Library 7.1
L1 Cache:12K(I) micro-ops + 16KB(D) on chip
L2 Cache:2048KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:4x512MB (dual-ranked) ECC DDR2-400 SDRAM
CPUs: 2 cores, 2 chips, 1 core/chip (Hyper-Threading Technology disabled)
Date: Jan-2005
pentium4
SPEC:40.00
CPU:Intel Xeon (3.6GHz, 2MB L2, 800MHz bus)
System:ProLiant DL360 G4p (3.6GHz, Intel Xeon)
MHz:3600
OS:Windows Server 2003 Standard (Build 3790)
Compiler:Intel C++ Compiler 8.1 Build 20040802Z
Microsoft Visual Studio .NET 7.0.9466 (for libraries)
MicroQuill Smartheap Library 7.0
L1 Cache:12K micro-ops I + 16KBD on chip
L2 Cache:2048KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:4x2048MB PC2-3200 CL3 Dual-Rank DIMMs
CPUs: 2 cores, 2 chips, 1 core/chip (Hyper-Threading Technology enabled)
Date: Mar-2005
pentium4
SPEC:42.00
CPU:Intel Xeon (3.8GHz, 2MB L2, 800MHz system bus)
System:PowerEdge SC1425 (3.8GHz Intel Xeon)
MHz:3800
OS:Windows Server 2003, Standard Edition, Service Pack 1
Compiler:Intel C/C++ Compiler 8.1 for IA32 (20041119Z)
Microsoft Visual Studio .NET 2003(7.1.3088, for libraries)
MicroQuill SmartHeap Library 7.1
L1 Cache:12KB(I) + 16KB(D) on chip
L2 Cache:2048KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:4x2GB (dual-ranked) ECC 400MHz DDR2 SDRAM
CPUs: 2 cores, 2 chips, 1 core/chip (Hyper-Threading Technology enabled)
Date: Jun-2005
pentium4
SPEC:43.00
CPU:Intel Xeon 3.8 (800 MHz system bus)
System:IBM eServer Bladecenter HS20 (3.8 GHz Xeon, 2MB L2 Cache)
MHz:3800
OS:Windows Server 2003 Standard Edition
Compiler:Intel C/C++ Compiler 9.0 (20050624Z) for 32-bit applications
Intel Fortran Compiler 9.0 (20050624Z) for 32-bit applications
Microsoft Visual Studio .NET 13.0.9466 (for libraries)
MicroQuill Smartheap Library 7.30
L1 Cache:12K(I) micro-ops + 16KB(D) on chip
L2 Cache:2048KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:4 x 2048 MB ECC PC2-3200 Dual Rank
CPUs: 2 cores, 2 chips, 1 core/chip (Hyper-Threading Technology enabled)
Date: Sep-2005

triangle2.png pentium4

pentium5
SPEC:62.00
CPU:Intel Xeon processor 5160 (3.0GHz, 4MB L2 shared, 1333MHz bus)
System:ProLiant ML370 G5 (3.0GHz, Intel Xeon processor 5160)
MHz:3000
OS:Windows Server 2003 Enterprise SP1
Compiler:Intel C++ Compiler for 32-bit applications,
(Version 9.1 Build 20060323Z)
Microsoft Visual Studio .NET 7.0.9466 (for libraries)
MicroQuill Smartheap Library 7.0
L1 Cache:32KB (I) + 32KB (D) (on chip) per core
L2 Cache:4096KB(I+D) (on chip) shared
L3 Cache:N/A
Other Cache:N/A
Memory:8x2048MB PC2-5300F
CPUs: 2 cores, 1 chip, 2 cores/chip
Date: May-2006
pentium5
SPEC:63.00
CPU:Intel Core 2 Extreme processor X6800 (1066 MHz system bus)
System:Precision Workstation 390 (Intel Core 2 Extreme processor X6800, 2.93 GHz)
MHz:2933
OS:Windows XP Professional SP2
Compiler:Intel C++ Compiler 9.1 for IA32(20060519Z)
Microsoft Visual Studio .NET 2003(7.1.3088)
MicroQuill SmartHeap Library 8.0
L1 Cache:32KB(I) + 32KB(D) on chip, per core
L2 Cache:4096KB(I+D) on chip
L3 Cache:N/A
Other Cache:N/A
Memory:4 x 1024MB 533MHz non-ECC CL4 DDR2 SDRAM
CPUs: 2 cores, 1 chip, 2 cores/chip
Date: Jun-2006
pentium5
SPEC:64.00
CPU:Intel(R) Core(TM) 2 Extreme processor X6800( 2.93 GHz, 1066 MHz bus)
System:Intel(R) DG965WH motherboard( 2.93 GHz, Intel(R) Core(TM) 2 Extreme processor X6800)
MHz:2933
OS:Windows XP Professional SP2
Compiler:Intel C++ Compiler 9.1 for 32-bit applications
Build 20060323Z Package ID: W_CC_P_9.1.020
Microsoft Visual Studio 2005(for libraries)
SmartHeap Library Version 8.0 from http://www.microquill.com/
L1 Cache:32KBI + 32KBD per core
L2 Cache:4MB(I+D) shared, per chip
L3 Cache:None
Other Cache:None
Memory:2 GB (2 1GB Corsair TWIN2X2048-8500C5 DDR2 1066 CL5-5-5 DIMMs)
CPUs: 2 cores, 1 chip, 2 cores/chip
Date: Jul-2006

triangle.png pentium5

pentiumm
SPEC:34.00
CPU:Intel(R) Core Duo processor T2600 ( 2.167 GHz, 667 MHz bus)
System:Lenovo Thinkpad T60 Type 1951-IXU( 2.167 GHz, Intel(R) Core Duo processor T2600)
MHz:2167
OS:Windows XP Professional SP2
Compiler:Intel C++ Compiler 9.0 for 32-bit
applications Build 20050430Z (32-bit)
Microsoft Visual Studio .Net 2003(for libraries)
SmartHeap Library Version 7.4 from http://www.microquill.com/
L1 Cache:32KBI + 32KBD on chip per core
L2 Cache:2MB(I+D) on chip shared by two cores
L3 Cache:N/A
Other Cache:N/A
Memory:2x512 MB Samsung PC2-4200 DDR2-533 4-4-4-12 (tCL-tRCD-tRP-tRASmin)
CPUs: 2 cores, 1 chip, 2 cores/chip
Date: Dec-2005
pentiumm
SPEC:36.00
CPU:Intel® Core™ Duo processor T2600 (667MHz system bus)
System:Precision Workstation M90 (Intel® Core™ Duo processor T2600, 2.16 GHz)
MHz:2167
OS:Windows XP Professional SP2
Compiler:Intel C/C++ Compiler 9.0 for IA32(20060120Z)
Microsoft Visual Studio .NET 2003(7.1.3088)
MicroQuill SmartHeap Library 8.0
L1 Cache:32KB(I) + 32KB(D) on chip, per core
L2 Cache:1024KB(I+D) on chip, per core
L3 Cache:N/A
Other Cache:N/A
Memory:2 x 1024MB 667MHz CL5 DDR2 SDRAM
CPUs: 2 cores, 1 chip, 2 cores/chip
Date: May-2006
pentiumm
SPEC:39.00
CPU:Intel Core Duo processor T2700 (667MHz system bus)
System:Precision Workstation M90 (Intel Core Duo processor T2700, 2.33GHz)
MHz:2333
OS:Windows XP Professional SP2
Compiler:Intel C++ Compiler 9.1 for IA32(20060519Z)
Microsoft Visual Studio .NET 2003(7.1.3088)
MicroQuill SmartHeap Library 8.0
L1 Cache:32KB(I) + 32KB(D) on chip, per core
L2 Cache:2048KB(I+D) on chip (per chip)
L3 Cache:N/A
Other Cache:N/A
Memory:2 x 1024MB 667MHz CL5 DDR2 SDRAM
CPUs: 2 cores, 1 chip, 2 cores/chip
Date: Aug-2006

triangle3.png pentiumm

power3
SPEC:5.00
CPU:Power3-II
System:RS/6000 44P-270 (2 CPU)
MHz:375
OS:AIX 4.3.3
Compiler:C: IBM VAC 5.0 invoked as 'cc' except where noted as 'xlc'
C++: IBM C++ 3.6.6.1 invoked as 'xlC'
L1 Cache:32KBI+64KBD (on chip)
L2 Cache:4MB unified (off chip)
L3 Cache:None
Other Cache:None
Memory:4GB
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Jan-2000
power3
SPEC:6.00
CPU:IBM Power3-II
System:IBM eServer pSeries 640 (4 MB L2)
MHz:375
OS:AIX 4.3.3 + beta of APAR IY12051
Compiler:C: IBM VAC 5.0.1 invoked as 'cc'
except where noted as 'xlc'
C++: IBM C++ 3.6.6.0 invoked as 'xlC'
L1 Cache:32KBI+64KBD (on chip)
L2 Cache:4MB (I+D) (off chip)
L3 Cache:None
Other Cache:None
Memory:4GB
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Aug-2000
power3
SPEC:7.00
CPU:POWER3-II
System:IBM eServer pSeries 610 Mod 6C1 450MHz
MHz:450
OS:AIX 5L V5.1
Compiler:C: IBM VAC++ 5.0.2.0 invoked as cc except where noted
as xlc
C++: IBM VAC++ 5.0.2.0 invoked as xlC
L1 Cache:32KBI+64KBD (on chip)
L2 Cache:8MB unified (off chip)
L3 Cache:None
Other Cache:None
Memory:2GB
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Oct-2001

triangle4.png power3

power4
SPEC:16.00
CPU:POWER4+
System:IBM eServer pSeries 615 Model 6C3 (1200 MHz, 2 CPU)
MHz:1200
OS:AIX 5L V5.2
Compiler:IBM C for AIX, Version 6.0
IBM VisualAge C++ Professional for AIX, Version 6.0
L1 Cache:64KBI+32KBD (on chip) per core
L2 Cache:1536KB unified (on chip) per chip
L3 Cache:8MB unified (off-chip) per DCM, 1 DCM in SUT
Other Cache:None
Memory:4 GB
CPUs: 2 cores, 1 chip, 2 cores/chip, 1 processor chip/DCM
Date: May-2003
power4
SPEC:20.00
CPU:POWER4+
System:IBM IntelliStation POWER 275 Workstation (1450 MHz, 2 CPU)
MHz:1450
OS:AIX 5L V5.2
Compiler:IBM C for AIX, Version 6.0
IBM VisualAge C++ Professional for AIX, Version 6.0
L1 Cache:64KBI+32KBD (on chip) per core
L2 Cache:1536KB unified (on chip) per chip
L3 Cache:8MB unified (off-chip) per DCM, 1 DCM in SUT
Other Cache:None
Memory:8 GB
CPUs: 2 cores, 1 chip, 2 cores/chip, 1 processor chip/DCM
Date: Jun-2003

diamond2.png power4

powerpc
SPEC:21.00
CPU:PowerPC 970
System:IBM eServer BladeCenter JS20 (2200 MHz, 2 CPU)
MHz:2200
OS:AIX 5L V5.3
Compiler:XL C/C++ Enterprise Edition V7.0 for AIX
L1 Cache:64KBI+32KBD (on chip)/chip
L2 Cache:512KB unified (on chip)/chip
L3 Cache:None
Other Cache:None
Memory:4x1 GB
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Oct-2004
powerpc
SPEC:38.00
CPU:IBM PowerPC 970MP
System:IBM BladeCenter JS21 (2700 MHz, 2 CPU)
MHz:2700
OS:AIX 5L V5.3
Compiler:XL C/C++ Enterprise Edition Version 8.0 for AIX
L1 Cache:64KBI+32KBD (on chip)/core
L2 Cache:1MB unified (on chip)/core
L3 Cache:None
Other Cache:None
Memory:4x2GB PC2-4200 533MHz ECC Chipkill DDR2
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Jan-2006

diamond.png powerpc

sparc
SPEC:10.00
CPU:UltraSPARC-III
System:Sun Blade 1000 Model 2900
MHz:900
OS:Solaris 8 update 2
Compiler:Forte Developer 6 update 1
L1 Cache:32KBI+64KBD on chip
L2 Cache:8MB(I+D) off chip
L3 Cache:None
Other Cache:None
Memory:1GB
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Sep-2000
sparc
SPEC:14.00
CPU:UltraSPARC III Cu
System:Sun Blade Model 2050
MHz:1050
OS:Solaris 8 10/01
Compiler:C: Forte Developer 7 EA
C++: Forte Developer 6 update 2
L1 Cache:32KBI+64KBD on chip
L2 Cache:8MB(I+D) off chip
L3 Cache:None
Other Cache:None
Memory:8GB
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Nov-2001
sparc
SPEC:16.00
CPU:UltraSPARC III Cu
System:Netra 20 (1200 MHz)
MHz:1200
OS:Solaris 9 4/03
Compiler:Sun ONE Studio 8 (pre-FCS build 3/9)
Sun Performance Library 8 (pre-FCS build 3/9)
L1 Cache:32KBI+64KBD on chip
L2 Cache:8MB(I+D) off chip
L3 Cache:None
Other Cache:None
Memory:4GB 4-way interleaved
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Mar-2003
sparc
SPEC:20.00
CPU:SPARC64 V
System:PRIMEPOWER250 (1320MHz)
MHz:1320
OS:Solaris 8 2/02 with current patches (see notes)
Compiler:Fujitsu Parallelnavi 2.3
Sun ONE Studio 8
Sun Performance Library 8
L1 Cache:128KBI + 128KBD on chip
L2 Cache:2MB(I+D) on chip
L3 Cache:None
Other Cache:None
Memory:4096MB (512MB x 8)
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Dec-2003
sparc
SPEC:30.00
CPU:SPARC64 V
System:PRIMEPOWER250 (1870MHz)
MHz:1870
OS:Solaris 9 9/04
Compiler:(C/C++)
Fujitsu Parallelnavi 2.3 with patch 913287-01
Sun Studio 9
L1 Cache:128KBI + 128KBD on chip
L2 Cache:3MB(I+D) on chip
L3 Cache:None
Other Cache:None
Memory:8192MB
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Feb-2005
sparc
SPEC:32.00
CPU:SPARC64 V
System:PRIMEPOWER250 (1980MHz)
MHz:1980
OS:Solaris 10
Compiler:Sun Studio 11
L1 Cache:128KBI + 128KBD on chip
L2 Cache:3MB(I+D) on chip
L3 Cache:None
Other Cache:None
Memory:8GB (1GB x 8)
CPUs: 2 cores, 2 chips, 1 core/chip
Date: Dec-2005

cross3.png sparc

Original raw data retrieved from the Standards Performance Evaluation Corporation (SPEC). Copying is by permission of the Standard Performance Evaluation Corporation (SPEC). Copyright © 1995-2011 Standard Performance Evaluation Corporation (SPEC). All rights reserved.

 
© 2006 - 2011 by onScale solutions GmbH, Imprint